








S5 Led




ALL\_SYS\_PWRGD Led




GPU GOOD Led




VIDEO ON Led




P1V0\_S3\_PWRGD Led





CPUVCC\_S0\_PWRGD Led




VCCIO\_S0\_PWRGD Led



SYNC_MASTER=J17_MAX		SYNC_DATE=02/11/2013	
PAGE TITLE			
DEBUG: LEDs			
 Apple Inc.		DRAWING NUMBER	051-00321
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.0.0
		BRANCH	proto1b
		PAGE	3 OF 120
		SHEET	3 OF 96





8

7

6

5

4

3

2

1

D

C

B


A

D

C






B


A






CFG [7] :PSG DEFER TRAINING 1 = (DEFAULT) IMMEDIATELY AFTER x86RESETB 0 = WAIT FOR BIOS  
CFG [6:5] :PCIE BIFURCATION 11 = 1 X16 (default) 10 = 2 X8 01 = RSVD 00 = X8, X4, X4  
CFG [4] :eDP ENABLE/DISABLE 1 = DISABLED(default) 0 = ENABLED  
CFG [3] :PCIE x4 LANE REVERSAL 1 = NORMAL OPERATION(default) 0 = LANES REVERSED  
CFG [2] :PCIE x16 LANE REVERSAL 1 = NORMAL OPERATION(default) 0 = LANES REVERSED












## CPU VCORE DECOUPLING

Intel Recommendation: 12x 22UF 0805 (top side cavity)  
6x 22UF 0603 (top side cavity)  
5x 22UF 0805 (top side outside cavity)

Apple Implementation:26x 22UF 0603

Layout Note: These caps should be placed symmetrically on Top and Bottom sides.  
BULK CAPS ON CPU VREG PAGE 71




ADDED CRITICAL PROPERTY TO CPU CORE DECOUPLING  
DUE TO ACOUSTICS CONCERNS

## CPU GT DECOUPLING

Intel Recommendation: 9x 47UF 0805 (top side cavity)  
4x 47UF 0805 (top side outside cavity)

Apple Implementation: 30x 22uF 0603

Layout Note: These caps should be placed symmetrically on Top and Bottom sides.




## CPU VCCIO DECOUPLING

Intel Recommendation: 5x 22UF 0603 (top side cavity)  
1x 22UF 0805 (top side cavity)

Apple Implementation: (following Intel recommendation w/ 0603)

Layout Note: These caps should be placed symmetrically on Top and Bottom sides.




## Memory (CPU VCCDDR) DECOUPLING

Intel Recommendation: 4x 22UF 0603 (top side outside cavity)

Apple Implementation: 9x 22UF 0603 (J78 carry over)

Layout Note: These caps should be placed symmetrically on Top and Bottom sides.





## CPU VCCSA / VCCST+VCCPLL DECOUPLING


Intel Recommendation: 2x 22UF 0603 near top side cavity


Apple Implementation: VCCST/VCCPLL: 1X 22UF 0603/2X 1UF 0402

Layout Note: These caps should be placed on top side cavity.




SYNC_MASTER=J78_MLB		SYNC_DATE=06/30/2014	
PAGE TITLE			
CPU & CHIPSET: CPU Decoupling			
	DRAWING NUMBER		SIZE
	051-00321		D
Apple Inc.		REVISION	
		4.0.0	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		protolb	
		PAGE	
		10 OF 120	
		SHEET	
		10 OF 96	


















SYNC_MASTER=195_DORSSLER		SYNC_DATE=02/24/2015	
PAGE TITLE			
CPU & CHIPSET: PCH Power/Decoupling			
 Apple Inc.		DRAWING NUMBER	D SIZE
		051-00321	A
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.0.0
		BRANCH	protolb
		PAGE	15 OF 120
		SHEET	15 OF 96



SYNCH_MASTER=j95_DEBORAH		SYNCH_DATE=10/20/2014	
PAGE TITLE			
CPU & CHIPSET: PCH Grounds			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00321		D
	REVISION		
	4.0.0		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
BRANCH		protolb	
PAGE		16 OF 120	
SHEET		16 OF 96	



D

C

B

A

D

C

B

A

## Primary Micro2-XDP

NOTE: This is a MERGED XDP: = Primary XDP with CPU & PCH JTAGs in a Dual-Scan-Chain

NOTE: XDP\_DBRESET\_L pulled-up to 3.3V on PCH Support Page

NOTE: This is not the standard XDP pinout, there is a horizontal mirroring for use with 921-0133 Adapter Flex to support chipset debug.

## ICT CPU & PCH JTAG Test-Points:

TP1840 = TMS  
TP1841 = TDI  
TP1842 = TDO  
TP1843 = TCK0  
(TP1844 = TCK1)  
TP1845 = DAISY  
TP1846 = DAISY\_L  
TP1847 = TRST\_L


## ICT CPU & PCH JTAG Daisy-Chain Support (S0):

To configure CPU and PCH JTAG in an ICT Daisy-Chain:  
Drive ICT\_JTAG\_DAISY to 5V and drive ICT\_JTAG\_DAISY\_L to Ground.

## Secondary (PCH) Micro2-XDP



NOTE: This is not the standard XDP pinout, there is a horizontal mirroring for use with 921-0133 Adapter Flex to support chipset debug.

### Extra BPM Testpoints




CRB has no-stuff S3 pull-up on FREQ\_L  
PDG allows any value from 51 to 3K

Connect Hook2 to CFG<0>  
and pull-up to S0  
(as in CRB)



WF: SB DPDG says HOOK1 is BP\_PWRGD\_RST#



### PCH SIGNALS

### XDP SIGNALS

12	IN	PCH_PREQ_L	OMIT	R1890	SHORT	1	2	NONE	NONE	NONE	402	XDP_PCH_PREQ_L	17
12	IN	PCH_PRDY_L	OMIT	R1893	SHORT	1	2	NONE	NONE	NONE	402	XDP_PCH_PRDY_L	17
13	BI	PCH_SATAXPIC10_SATAGP0	OMIT	R1894	SHORT	1	2	NONE	NONE	NONE	402	XDP_PCH_SATAXPIC10_SATAGP0	17
13	BI	PCH_SATAXPIC11_SATAGP1	OMIT	R1895	SHORT	1	2	NONE	NONE	NONE	402	XDP_PCH_SATAXPIC11_SATAGP1	17
13	BI	PCH_SATAXPIC12_SATAGP2	OMIT	R1880	SHORT	1	2	NONE	NONE	NONE	402	XDP_PCH_SATAXPIC12_SATAGP2	17
13	BI	PCH_SATAXPIC13_SATAGP3	OMIT	R1881	SHORT	1	2	NONE	NONE	NONE	402	XDP_PCH_SATAXPIC13_SATAGP3	17
13	BI	PCH_SATAXPIC14_SATAGP4	OMIT	R1896	SHORT	1	2	NONE	NONE	NONE	402	XDP_PCH_SATAXPIC14_SATAGP4	17
13	BI	PCH_SATAXPIC15_SATAGP5	OMIT	R1897	SHORT	1	2	NONE	NONE	NONE	402	XDP_PCH_SATAXPIC15_SATAGP5	17
13	BI	PCH_SATAXPIC16_SATAGP6	OMIT	R1872	SHORT	1	2	NONE	NONE	NONE	402	XDP_PCH_SATAXPIC16_SATAGP6	17
13	BI	PCH_SATAXPIC17_SATAGP7	OMIT	R1873	SHORT	1	2	NONE	NONE	NONE	402	XDP_PCH_SATAXPIC17_SATAGP7	17
12	BI	XDP_PCH_OBSDATA_A2	OMIT	R1874	SHORT	1	2	NONE	NONE	NONE	402	XDP_PCH_CPU_GP0	17
12	BI	PCH_DEVSLP0	OMIT	R1875	SHORT	1	2	NONE	NONE	NONE	402	XDP_PCH_DEVSLP0	17
17	OUT	PCH_ITP_PMODE	OMIT	R1878	SHORT	1	2	NONE	NONE	NONE	402	XDP_PCH_ITP_PMODE	17
13	BI	PCH_DEVSLP1	OMIT	R1879	SHORT	1	2	NONE	NONE	NONE	402	XDP_PCH_DEVSLP1	17
13	BI	PCH_DEVSLP2	OMIT	R1882	SHORT	1	2	NONE	NONE	NONE	402	XDP_PCH_DEVSLP2	17
12	BI	XDP_PCH_OBSDATA_B2	OMIT	R1883	SHORT	1	2	NONE	NONE	NONE	402	XDP_PCH_CPU_GP1	17
32	BI	PCH_SATALED_L	OMIT	R1886	SHORT	1	2	NONE	NONE	NONE	402	XDP_PCH_SATALED_L	17
72	BI	PM_RSMRST_PCH_L	OMIT	R1887	SHORT	1	2	NONE	NONE	NONE	402	XDP_PCH_RSMRST_L	17
18	BI	PM_SYSRST_L	OMIT	R1884	SHORT	1	2	NONE	NONE	NONE	402	XDP_PM_SYSRST_L	17
41	BI	USB_EXTB_OC_L	OMIT	R1833	SHORT	1	2	NONE	NONE	NONE	402	XDP_PCH_USB2_OC0_L	17
41	BI	USB_EXTB_OC_L	OMIT	R1835	SHORT	1	2	NONE	NONE	NONE	402	XDP_PCH_USB2_OC1_L	17
42	BI	USB_EXTC_OC_L	OMIT	R1832	SHORT	1	2	NONE	NONE	NONE	402	XDP_PCH_USB2_OC2_L	17
42	BI	USB_EXTD_OC_L	OMIT	R1834	SHORT	1	2	NONE	NONE	NONE	402	XDP_PCH_USB2_OC3_L	17

### PCH/XDP Signal Isolation Notes:

R187x and R189x should be placed where signal path needs to split between route from PCH to J1850 and path to non-XDP signal destination (to minimize stub).

SYNC\_MASTER=J95\_ANDREW SYNC\_DATE=01/24/2015

PAGE TITLE

## CPU & CHIPSET: XDP



Apple Inc.

### NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
I NOT TO REPRODUCE OR COPY IT  
I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
I ALL RIGHTS RESERVED

DRAWING NUMBER	051-00321	SIZE	D
REVISION	4.0.0	BRANCH	protolb
PAGE	18 OF 120	SHEET	17 OF 96

D

C

B

A


D

C


B

A

PCH Reset Button




RTC Power Sources




Place TP1901-TP1903 on bottom side


PCH RTC Crystal



PCH ME Disable Strap

PCH uses HDA\_SDO as a power-up strap. If low, ME functions normally. If high, ME is disabled. This allows for full re-flashing of SPI ROM. SMC controls strap enable to allow in-field control of strap setting.



SYNC_MASTER=BRANCH_SYEDKAR		SYNC_DATE=09/10/2014	
PAGE TITLE			
CPU & CHIPSET: Chipset Support			
	DRAWING NUMBER		SIZE
	051-00321		D
<b>Apple Inc.</b>		REVISION	
		4.0.0	
		BRANCH	
		proto1b	
<b>NOTICE OF PROPRIETARY PROPERTY:</b>			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		PAGE	19 OF 120
		SHEET	18 OF 96





D

C


B

A


GPIO Glitch Prevention




Platform Reset Connections



TBT\_LC can be on when S0 is off and vice-versa.  
Isolation ensure no leakage to FR or PCH  
U2060 Supports I/Os powered when VCC = 0V



SYNC_MASTER=J16_IG		SYNC_DATE=04/29/2013	
PAGE TITLE			
CPU & CHIPSET: Project Chipset Support			
	Apple Inc.	DRAWING NUMBER	051-00321
		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	protolb
		PAGE	20 OF 120
		SHEET	19 OF 96





Page Notes

Power aliases required by this page:

- \*PP1V5\_S0\_MEM\_A

- \*PPVDDQ\_S3\_MEM\_A

- \*PPDDRVTT\_S0\_MEM\_A

- \*PPSPDQ\_S0\_MEM\_A (2.5 - 3.3V)









Signal aliases required by this page:

- \*I2C\_S0DIMMA\_SCL

- \*I2C\_S0DIMMA\_SDA

BOM options provided by this page:

(NONE)



SYNC\_MASTER=178\_NAT

SYNC\_DATE=10/30/2013

DRAM: S0-DIMM Connector A Slot0

Apple Inc.

DRAWING NUMBER

051-00321

SIZE

D

REVISION

4.0.0

BRANCH

proto1b

PAGE

23 OF 120

SHEET

21 OF 96

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

P/N: 516S1019

Page Notes

Power aliases required by this page:

- =PP1V5\_S0\_MEM\_A

- =PPVDDQ\_S3\_MEM\_A

- =PPDDRVTT\_S0\_MEM\_A

- =PPSPD\_S0\_MEM\_A (2.5 - 3.3V)

Signal aliases required by this page:



- =I2C\_S0DIMMA\_SCL

- =I2C\_S0DIMMA\_SDA


ROM options provided by this page:

(NONE)


21 20 PPVREF\_S3 MEM VREFDQ A



J2400  
CRITICAL  
F-ANG-SM-1  
SYM1 OF 2  
SODIMM-P0.60-D8




P/N: 516S1019




DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)

93 22 21 =PPVDDQ\_S3 MEM A



93 22 21 =PP3V3\_S0 MEM A SPD




22 MEM\_DIMM1\_SA<0>

22 MEM\_DIMM1\_SA<1>

93 22 21 =PP3V3\_S0 MEM A SPD

93 22 21 =PPDDRVTT\_S0 MEM A




SYNC\_MASTER=178\_NAT

SYNC\_DATE=10/30/2013

PAGE TITLE

DRAM: SO-DIMM Connector A Slot1

 Apple Inc.

DRAWING NUMBER

051-00321

REVISION

4.0.0

BRANCH

proto1b

PAGE

24 OF 120

SHEET

22 OF 96

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED

8

7

6

5


4

3

2

1





Page Notes

Power aliases required by this page:

- =PP1V5\_S0\_MEM\_B
- =PPVDDQ\_S3\_MEM\_B
- =PPDDRVTT\_S0\_MEM\_B
- =PPSPD\_S0\_MEM\_B (2.5 - 3.3V)


Signal aliases required by this page:

- =I2C\_SODIMMA\_SCL
- =I2C\_SODIMMA\_SDA


BOM options provided by this page:

(NONE)


DDR3 DECOUPLING AND GND RETURN CAPS (SPACE EVENLY AT CONNECTOR)




=PP3V3\_S0\_MEM\_B\_SPD




=PPDDRVTT\_S0\_MEM\_B




SYNC_MASTER=J78_NAT		SYNC_DATE=10/30/2013	
PAGE TITLE			
DRAM: APPLE INC. SO-DIMM CONNECTOR B SLOT1			
 Apple Inc.	DRAWING NUMBER		051-00321
	REVISION		4.0.0
	BRANCH		protolb
	PAGE		26 OF 120
	SHEET		24 OF 96
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			









1.05V TBT "CIO" Switch  
Internal switch not functional on RR.


Pull-up (S0) on PCH page

TBT "POC" Power-up Reset

th = 2.508V nominal

Delay = 4.04ms nominal

EDP current / power consumption figures copied from R68 schematic (Rev 2, dated October 28, 2012, not available on IBL)

SYNCH_MASTER=BRANCH_TERRACHOW		SYNCH_DATE=09/10/2014	
PAGE TITLE			
TBT/DP: Host ( 2 of 2 )			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00321		D
	REVISION		
	4.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	
		SHEET	

D

C

B


A



D


C

B

A





SYNC_MASTER=BRANCH_JERRYCHOW		SYNC_DATE=09/10/2014	
PAGE TITLE			
TBT/DP: Connector B			
	Apple Inc.	DRAWING NUMBER	051-00321
		SIZE	D
<p>NOTICE OF PROPRIETARY PROPERTY:</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:</p> <p>I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE</p> <p>I NOT TO REPRODUCE OR COPY IT</p> <p>I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART</p> <p>IV ALL RIGHTS RESERVED</p>		REVISION	4.0.0
		BRANCH	protolb
		PAGE	33 OF 120
		SHEET	29 OF 96



D

C

B

A


D


C

B


A


Dual-Port Host DDC Crossbar





SYNC_MASTER=BRANCH_JERRYCHOW		SYNC_DATE=11/05/2014	
PAGE TITLE			
TBT/DP: DDC Crossbar			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00321		D
	REVISION		
	4.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		proto1b	
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		34 OF 120	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		30 OF 96	
IV ALL RIGHTS RESERVED			








SYNC_MASTER=J78_KENNY		SYNC_DATE=03/10/2014	
PAGE TITLE			
HDD: SSD Temp Sense			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00321		D
	REVISION		
	4.0.0		
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			
BRANCH		proto1b	
PAGE		38 OF 120	
SHEET		33 OF 96	






CAESAR IV 1.2V INT.VR CMPTS




ENET Enable Generation





3.3V ENET FET

CRITICAL  
Q4020  
NTR4101P  
SOT-23-BF

CAESAR IV ACTIVITY LED





CAESAR IV WAKE# ISOLATION




514-0822

CRITICAL  
J4000

RCPT-RJ45-D8  
F-ANG-TH



SYNC_MASTER=J16_IG		SYNC_DATE=12/07/2012	
PAGE TITLE			
ETHERNET: Support & Connector			
 Apple Inc.		DRAWING NUMBER	051-00321
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.0.0
		BRANCH	protolb
		PAGE	40 OF 120
		SHEET	35 OF 96

D

C

B

A


D

C

B


A

SD CARD 3.3V OVERCURRENT PROTECTION CHIP





J16:516-0249 / J17:512-0038

SD CARD CONNECTOR



SDCONN DETECT DEBOUNCE. ENET\_RESET AND DETECT-CHANGED PCH GPIO PULSE GENERATION.



SYNC_MASTER=J16_IG		SYNC_DATE=04/29/2013	
PAGE TITLE			
SD CARD: Connector			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00321		D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	4.0.0		
	BRANCH		
	protolb		
	PAGE		
41 OF 120			
SHEET			
36 OF 96			



D

C

B

A


D

C


B

A


Camera Processor Reset




Camera Processor ExtBoot Cntl



PP1V2\_S0\_CAMERA VREG



SYNC_MASTER=J78_NAT		SYNC_DATE=11/05/2013	
PAGE TITLE			
CAMERA: Controller Support			
 Apple Inc.	DRAWING NUMBER	051-00321	SIZE D
	REVISION	4.0.0	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	protolb
		PAGE	43 OF 120
		SHEET	38 OF 96

D

C

B


A


D

C


B


A




SYNC_MASTER=J95_ANDREW		SYNC_DATE=1/27/2015	
PAGE TITLE			
DISPLAY: Support			
 Apple Inc.	DRAWING NUMBER	051-00321	SIZE D
	REVISION	4.0.0	
	BRANCH	protolb	
	PAGE	44 OF 120	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	SHEET	39 OF 96	







SYNC_MASTER=J78_DAVID		SYNC_DATE=10/21/2013	
PAGE TITLE			
USB-A: EXTERNAL USB PORTS A & B			
 Apple Inc.		DRAWING NUMBER	051-00321
		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	proto1b
		PAGE	46 OF 120
		SHEET	41 OF 96

D

C

B


A


D

C



B

A



SYNC_MASTER=J16_IG		SYNC_DATE=04/29/2013	
PAGE TITLE			
USB-A: EXTERNAL USB PORTS C & D			
	DRAWING NUMBER		SIZE
	051-00321		D
Apple Inc.	REVISION		4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		proto1b	
		PAGE	
		47 OF 120	
		SHEET	
		42 OF 96	

NOTE: Unused pins have "SMC\_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.



SYNC\_MASTER=BRANCH\_JERRYCHOW SYNC\_DATE=11/06/2014

PAGE TITLE

SMC: Controller

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER 051-00321

REVISION 4.0.0

BRANCH proto1b

PAGE 50 OF 120

SHEET 43 OF 96


D

C


B

A

### SMC Supervisor and AVREF Supply




### SMC Controlled RTC Reset




### PECI Support


Level-shifter that allows SMC to drive PEGI  
Place this circuit near the Tee point to minimize reflections




### Power Button



### Comparator VRef



### AC/DC Burst Mode Enable



### ADC Channel Aliases

SMC_ADC0	VSNS_P12VG3H	VD2R
SMC_ADC1	VSNS_P12VG3H	ID2R
SMC_ADC2	VSNS_P12VS0_CPUCORE	VD20
SMC_ADC3	VSNS_P12VS0_CPUCORE	ID20
SMC_ADC4	VSNS_CPUVCC	VC0C
SMC_ADC5	VSNS_CPUVCC	IC0C
SMC_ADC6	VSNS_CPUVCC_GT	VC0G
SMC_ADC7	VSNS_CPUVCC_GT	IC0G
SMC_ADC8	VSNS_CPUVCC_IO	IC0I
SMC_ADC9	VSNS_P1V35S0	IC0M
SMC_ADC10	VSNS_CPUVCC_SA	IC0S
SMC_ADC11	VSNS_P12VS0_FBDQ	IG1F
SMC_ADC12	VSNS_GPUCORE_ALT	VG0C
SMC_ADC13	VSNS_GPUCORE_ALT	IG0C
SMC_ADC14	VSNS_GPU_VDDCI	VG0I
SMC_ADC15	VSNS_GPU_VDDCI	IG0I
SMC_ADC16	VSNS_P12VS0_GPU_AUX	IG1A
SMC_ADC17	VSNS_P12VS0_GPUCORE	IG1C
SMC_ADC18	VSNS_P12VS0_HDD	IH02
SMC_ADC19	VSNS_HDD_S0	IH05
SMC_ADC20	VSNS_SSD_S4	VH1R
SMC_ADC21	VSNS_SSD_S4	IH1R
SMC_ADC22	VSNS_VDDQ3_DDR	VM0R
SMC_ADC23	VSNS_VDDQ3_DDR	IM0R




### Project-specific Aliases

SMC_PN5	ACDC_BURST_EN_L	VD2R
SMC_PJ3	SMC_OOB2_R2D_L	ID2R
SMC_PJ2	SMC_OOB2_D2R_L	VD20
SMC_PP0	SMC_ACDC_ID	ID20
SMC_PH2	SMC_ASSERT_RTCRST	VC0C
SMC_PL6	SMC_WIFI_PWR_EN	IC0C
SMC_PN3	TC0N_BLC_EN (LED-4)	VC0G
SMC_PH7	GPY_OK_L (LED-3)	IC0G
SMC_PN7	DP_LINK_OK (LED-3)	IC0I


### Unused Project-specific

SMC_PP0	NC_SMC_PP0	IC0M
SMC_PP1	NC_SMC_PP1	IC0S
SMC_PP2	NC_SMC_PP2	IG1F
SMC_PP3	NC_SMC_PP3	VG0C
SMC_PL7	SMC_BT_PWR_EN (J95 new)	IG0C
SMC_PP4	NC_SMC_S4_WAKESRC_EN	VG0I
SMC_PP5	NC_SMC_PP5	IG0I
SMC_PP6	NC_SMC_PP6	IG1C
SMC_PP7	NC_SMC_PP7	IH02
SMC_DP_HPD_L	NC_SMC_DP_HPD_L	IH05
SMC_PME_S4_DARK_L	NC_SMC_PME_S4_DARK_L	VH1R
SMC_PC4	NC_SMC_S5_PWRGD_VIN	IH1R
SMC_PQ3	NC_G3_POWERON_L	VM0R
SMC_PN6	NC_SMC_G3_WAKESRC_EN	IM0R
SMBUS_SMC_4_ASF_SCL	NC_SMBUS_SMC_4_ASF_SCL	
SMBUS_SMC_4_ASF_SDA	NC_SMBUS_SMC_4_ASF_SDA	
SMBUS_SMC_5_G3H_SCL	NC_SMBUS_SMC_5_G3H_SCL	
SMBUS_SMC_5_G3H_SDA	NC_SMBUS_SMC_5_G3H_SDA	
SMC_OOB1_R2D_L	NC_SMC_OOB1_R2D_L	
SMC_BATLOW_L	NC_SMC_SMC_BATLOW_L	
SMC_PH3	NC_SMC_PH3	


### Platform Thermal Control




### Arch Pull Up/Down



### Serial/JTAG Interface Pull-ups



SYNC_MASTER=BRANCH_JERRYCHOW		SYNC_DATE=11/06/2014	
PAGE TITLE			
SMC: Controller Support			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00321		D
	REVISION		
	4.0.0		
NOTICE OF PROPRIETARY PROPERTY:			
BRANCH			
proto1b			
PAGE			
51 OF 120			
SHEET			
44 OF 96			

D

C

B

A



D

C

B



A

D


C


B


A



SPI Series Termination



SYNC_MASTER=J17_TONY		SYNC_DATE=03/13/2013	
PAGE TITLE			
CPU & CHIPSET: SPI and Debug Connector			
 Apple Inc.	DRAWING NUMBER	051-00321	SIZE D
	REVISION 4.0.0		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	protolb
		PAGE	52 OF 120
		SHEET	45 OF 96




D

C


B

A

12V G3H (VD2R:ADC0/ID2R:ADC1)




PP12V\_S0\_GPU (VG1C=VD20, IG1C:ADC17)




GPU AUX RAILS (VG1A=VD20, IG1A:ADC16)

GPU highside sense for GPU 0.9V & 1.8V VR




PP12V\_S0\_CPU (VD20:ADC2 /ID20:ADC3)

CPU highside sense for CPU Core Regulator




GPU Core - Alt (VG0C:ADC12/IG0C:ADC13)

Alternate low side V-sense and IMON amp




GPU FB (VG1F=VD20, IG1F:ADC11)


GPU highside sense for GPU Frame Buffer 1.5V VDDQ Regulator




CPU VCCIO (VC0I=tbd, IC0I:ADC8)




CPU Core (VC0C:ADC4/IC0C:ADC5)




CPU Core GT (VC0G:ADC6/IC0G:ADC7)



CPU Core VCC\_SA (VC0S=1.05V, IC0S:ADC10)



SYNC_MASTER=BRANCH_JERRYCHOW		SYNC_DATE=09/10/2014	
PAGE TITLE			
SENSORS: I and V Sense			
	Apple Inc.	DRAWING NUMBER	051-00321
		SIZE	D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.0.0
		BRANCH	protolb
		PAGE	54 OF 120
		SHEET	47 OF 96

D


C

B

A


VDDQ S3 (VCOM=VM0R, IC0M:ADC9)

VDDQ lowside sense for SO-DIMM modules



VDDQ S3 (VM0R:ADC22/ IM0R:ADC23)


VDDQ lowside sense for SO-DIMM modules



SSD S4 (VR1R:ADC20 / IH1R:ADC21)


I-SENSE FOR SSD / V-SENSE FOR PPSSD\_S4)

PPVSSD\_S4\_REG\_SNS




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
13280304	2	CAP, 0.22UF, 201	C5525,C5526	SSD:Y
11780201	2	RES, 0 OHM, 201	C5525,C5526	SSD:N

GPU\_VDDCI S0 (VG0I:ADC14 /IG0I: ADC15)




HDD S0 (VH05=5V, IH05:ADC19)


I/V-sense for HDD 5V



PP12V\_S0\_HDD (VH02=VD20, IH02:ADC18)

HDD 12V CURRENT SENSE



SYNC_MASTER=BRANCH_JERRYCHOW		SYNC_DATE=09/10/2014	
PAGE TITLE			
SENSORS: I and V Sense(Continued)			
 Apple Inc.		DRAWING NUMBER	SIZE
		051-00321	D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	4.0.0
		BRANCH	protolb
		PAGE	55 OF 120
		SHEET	48 OF 96

D

C

B




A

D





C

B

A




NEED TO FIND LOCATION






## TEMP SENSOR T2 EMC1428: NEAR GPU VR


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
372S0186	372S0185		ALL	Alternate Temp Diode




EMC1428-7: 6.8K PULL UP: I2C ADDRESS: WRITE: 0x92, READ: 0x93




## Temperature Sensor T1 EMC1414: Near PSU Conn



## SNS T2: TEMP SENSOR IC



SYNC_MASTER=BRANCH_JERRYCHOW		SYNC_DATE=09/10/2014	
PAGE TITLE			
SENSORS: Temperature Sensors			
	Apple Inc.	DRAWING NUMBER	051-00321
		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	proto1b
		PAGE	56 OF 120
		SHEET	49 OF 96



D

C

B

A

D

C

B

A


## SMC Fan 0 (System)

Note:

The circuit for the PWM input to the fan acts as a non-inverting level-shifter to protect the SMC. It is assumed there is a pull-up to 5V/12V inside the fan, otherwise when the SMC PWM goes low and Q6010 turns on, there would be 5V/12V present on the SMC pin! Then by definition, the drain of Q6010 is at common and the SMC sinks current when Q6010 is on.


This resembles an open-drain if there is a pull-up, going to a Hi-Z FET input.


Otherwise, this is simply a pass-FET.  
See RADAR: 10565825- D7: Need schematic and PCB file of fan(All Vendors).





Add C6020 1000pF Cap, Change R6020 to 47K -- Radar 11661918 D8 Protol Fan Tach instability.

## SMC Fan 1 (Unused)








SYNC_MASTER=J16_IG PAGE TITLE		SYNC_DATE=04/29/2013	
FAN: System Fan			
 Apple Inc.	DRAWING NUMBER 051-00321		SIZE D
	REVISION 4.0.0		
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH protocolb  PAGE 60 OF 120  SHEET 50 OF 96	





SYNC_MASTER=J17_DIRK		SYNC_DATE=03/07/2013	
PAGE TITLE			
AUDIO: CODEC/REGULATORS			
 Apple Inc.		DRAWING NUMBER	051-00321
		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	protolb
		PAGE	61 OF 120
		SHEET	51 OF 96





SYNC_MASTER=J78_DAVID		SYNC_DATE=11/18/2013	
PAGE TITLE			
AUDIO : LEFT SPKR AMP			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00321		D
	REVISION		4.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV. ALL RIGHTS RESERVED		protocolb	
		PAGE	63 OF 120
		SHEET	53 OF 96



54 AUD\_RAMP\_AVDD

1'R6404

0  
58  
1/16W  
MF-LF  
2 402

AUD\_RAMP\_EDGE 54

NOSTUFF

1'R6405

0  
58  
1/16W  
MF-LF  
2 402

1'R6403

0  
58  
1/16W  
MF-LF  
2 402

AUD\_RAMP\_MONO 54


1'R6407

47K  
58  
1/16W  
MF-LF  
2 402


AUD\_RAMP\_GAIN 54


54

0


SYNC_MASTER=J78_DAVID		SYNC_DATE=11/18/2013	
PAGE TITLE			
AUDIO: RIGHT SPKR AMP			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00321		D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		4.0.0	
		BRANCH	
		protolb	
		PAGE	
		64 OF 120	
		SHEET	
		54 OF 96	












IPHS HS Detect Debounce CKT



Target Display Mode Detect










## 3.425V "G3Hot" Regulator

```
Max avg current:      0.04 A (BUDGET)
Max peak current:     0.10 A (BUDGET)
```



SYNC_MASTER=BRANCH_HCHENG		SYNC_DATE=10/29/2014	
PAGE TITLE			
PLATFORM POWER: Connectors / VReg G3Hot			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00321		D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	4.0.0		
	BRANCH		
	protolb		
	PAGE		
	69 OF 120		
	SHEET		
	59 OF 96		







8

7

6

5

4

3


2

1

## CPU VCCGT Regulator


EDC = 51A


TDC = 37A



## CPU VCCGT OUTPUT DECOUPLING

PPVCCGT\_S0\_CPU\_REG





DRAWING	LAST_MODIFIED=Thu Feb 26 18:42:55 2015		
SYNC_MASTER=J95_HCHENG	SYNC_DATE=02/24/2015		
PAGE TITLE	CPU & CHIPSET: CPU CORE VR (VCCGT)		
 Apple Inc.		DRAWING NUMBER	051-00321
		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	proto1b
		PAGE	72 OF 120
		SHEET	62 OF 96

VDDQ (1.35V) S3 REGULATOR

EDC = 20A

TDC = 14A



SYNC_MASTER=BRANCH_HCHENG		SYNC_DATE=10/29/2014	
PAGE TITLE			
CPU & CHIPSET: CPU VDDQ VR			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00321		D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	4.0.0		
	BRANCH		
	proto1b		
	PAGE		
73 OF 120			
SHEET			
63 OF 96			





## 3.3V S5 Regulator


EDC = 12.46A


TDC = 9.4A


## 5V S4 Regulator

EDC = 6.5A

TDC = 5.9A







SYNC_MASTER=J95_HCHENG		SYNC_DATE=02/24/2015	
PAGE TITLE			
CPU & CHIPSET: PCH 1V0 VR			
 Apple Inc.	DRAWING NUMBER	051-00321	SIZE D
	REVISION	4.0.0	
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	proto1b	
	PAGE	77 OF 120	
	SHEET	66 OF 96	


CPU VCCSA Regulator

EDC = 11.1A

TDC = 10A




DRAWING		LAST MODIFIED=Thu Feb 26 18:42:56 2015	
SYNC_MASTER=J95_HCHENG		SYNC_DATE=02/24/2015	
PAGE TITLE			
CPU & CHIPSET: CPU CORE VR (VCCSA)			
 Apple Inc.		DRAWING NUMBER	051-00321
		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	proto1b
		PAGE	78 OF 120
		SHEET	67 OF 96






PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
138S1078	138S0810		CR106, CR108	BLC OUTPUT CAPS
371S0748	371S0731		D8103	INPUT DIODE
371S0782	371S0783		D8101	OUTPUT DIODE
376S0845	376S1067		Q8119	POWERLINE FET
376S1204	376S1106		Q8111 TO Q8119	LED SINK FET
740S0145	740S0146		F8100	FUSE FOR BLC
107S0359	107S0229		R8102	BOOST SENSE RESISTOR

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
152S1668	1	IND, PWR, 33UH, 20%, 10A, 35MOHM	L8100	CRITICAL	
353S00079	1	IC, LP8565A13, LED BACKLIGHT CTRL, 7XT QFN66	U8100	CRITICAL	
126-0190	2	BOOST POLYMER OUTPUT CAP	C8109, C8118	CRITICAL	


SYNC_MASTER=MLB_CTO		SYNC_DATE=05/14/2014	
PAGE TITLE			
DISPLAY: LCD Backlight Driver (LP8565)			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00321		D
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		4.0.0
	BRANCH		
	proto1b		
	PAGE		
	81 OF 120		
SHEET			
68 OF 96			


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1256	376S1073		ALL	Short Protection FET
155S0831	155S0797		ALL	FB8201 TO FB8211




SYNC_MASTER=MLB_CTO		SYNC_DATE=05/14/2014	
PAGE TITLE			
DISPLAY: Backlight Driver 2			
 Apple Inc.	DRAWING NUMBER		D
	051-00321		SIZE
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION		
	4.0.0		
	BRANCH		
	proto1b		
	PAGE		
82 OF 120			
SHEET			
69 OF 96			






SYNC_MASTER=J17_MAX		SYNC_DATE=02/11/2013	
PAGE TITLE			
PLATFORM POWER: FET-Controlled S0 and S4			
 Apple Inc.		DRAWING NUMBER	051-00321
		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	protolb
		PAGE	84 OF 120
		SHEET	70 OF 96


S5 Enable




S0 Enables




S4 Enables




S0 GPU SEQUENCING




S4 USB Enable




S4 TBT S4 Port Enable



S3 ENABLE




S0 CPU Sequencing




Power Sequencing requirements

- System:
- 12V\_ADC -> 3V42G3H -> 12V\_S5/12V\_S5\_SSD -> 3V3\_S5 -> 1V0\_S5 -> 5V\_S4/3V3\_S4 -> 1V0\_S3
- Intel CPU:
- 1V0\_S3 -> VDDQ\_S3 -> 12V\_S0 -> 5V\_S0 -> 3V3\_S0 -> GPU Rails -> VCCIO\_S0 -> VCC\_CPU\_S0 (VCCGT & VCCSA)
- AMD GPU:
- 3V3\_S0 -> 0V95 -> 1V8 (VDD\_CT) -> GPUCORE (VDDC) -> VDDCI -> FBVDDQ

SYNC_MASTER=J78_KENNY		SYNC_DATE=12/18/2013	
PAGE TITLE			
PLATFORM POWER: Regulator Enables			
	DRAWING NUMBER		SIZE
	051-00321		D
Apple Inc.		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	protolb
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	85 OF 120
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		SHEET	71 OF 96
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

ALL\_SYS\_PWRGD,PCH\_PWROK & SYS\_PWROK Generation

PCH Power Goods




Resume Reset


Intel Doc# 29517 Maho Bay PDG, Section 22.13  
Intel Doc# 29562 Panther Point EDS, Section 8.7 and 8.8

Note:  
THE IMAC J78 DESIGNS DOES NOT SUPPORT DEEP SX MODES SO BOTH DPWROK AND RSMRST# signals are shorted together

Requirements:  
Power on:  
Asserted at least 10 ms after all suspend well power is valid  
Power off or loss of AC:  
Transition to 0.8V or less before VccSUS3\_3 drops to 2.90 V  
to allow PCH to switch suspend well to battery without excessive loading

Method:  
The SMC guarantees proper assertion and de-assertion of RSMRST# for normal operation via PM\_DSW\_PWRGD.  
RSMRST# is asserted when power good from regulator is de-asserted in the event AC is lost. Power good de-assertion should happen quickly enough to meet Intel spec.



SYNC_MASTER=J78_KENNY		SYNC_DATE=10/09/2013	
PAGE TITLE			
PLATFORM POWER: PM Power Good			
 Apple Inc.	DRAWING NUMBER	051-00321	SIZE D
	REVISION	4.0.0	
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	BRANCH	proto1b	
	PAGE	86 OF 120	
	SHEET	72 OF 96	

D

C

B

A

D





C


B

A


POLARITY SWAPS INTENDED ON LANES,SEE NOTES AT DIFF PAIRS.  
ALL LANES ARE ALSO REVERSED, SEE ALIASES ON CSA 102

NOTE:  
TONGA DOES NOT GENERATE PCIE CLKREQ.



DRAWING		LAST_MODIFIED=Thu Feb 26 18:42:57 2015	
SYNC_MASTER=J95_DDRESSLER		SYNC_DATE=02/24/2015	
PAGE TITLE			
GRAPHICS: AMETHYST PCIE			
 Apple Inc.		DRAWING NUMBER	051-00321
		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	proto1b
		PAGE	87 OF 120
		SHEET	73 OF 96





GPU VDDC/VDDCI DECOUPLING









GPU MVDD/VDDGFX DECOUPLING

=PPGPUCORE\_S0



PLACE ALL CAPS UNDER GPU



AMETHYST\_BGA1737\_HCBGA\_AMETHYST\_XT

OMIT\_TABLE

U8700

AMETHYST\_XT

HCBGA

SYM 10 OF 15

POWER 2

AA21	VDDGFX	AL31	VDDGFX
AA23	VDDGFX	AL33	VDDGFX
AA26	VDDGFX	AL36	VDDGFX
AA28	VDDGFX	AM22	VDDGFX
AA31	VDDGFX	AM24	VDDGFX
AA33	VDDGFX	AM27	VDDGFX
AB19	VDDGFX	AM30	VDDGFX
AB22	VDDGFX	AM32	VDDGFX
AB24	VDDGFX	AM35	VDDGFX
AB27	VDDGFX	AN21	VDDGFX
AB30	VDDGFX	AN23	VDDGFX
AB32	VDDGFX	AN26	VDDGFX
AB35	VDDGFX	AN28	VDDGFX
AC18	VDDGFX	AN31	VDDGFX
AC21	VDDGFX	AN33	VDDGFX
AC23	VDDGFX	AR22	VDDGFX
AC26	VDDGFX	AR24	VDDGFX
AC28	VDDGFX	AR27	VDDGFX
AC31	VDDGFX	AR30	VDDGFX
AC33	VDDGFX	AR32	VDDGFX
AC36	VDDGFX	AT21	VDDGFX
AD17	VDDGFX	AT23	VDDGFX
AD19	VDDGFX	AT26	VDDGFX
AD22	VDDGFX	AT28	VDDGFX
AD24	VDDGFX	AT31	VDDGFX
AD27	VDDGFX	AU22	VDDGFX
AD30	VDDGFX	AU24	VDDGFX
AD32	VDDGFX	AU27	VDDGFX
AD35	VDDGFX	AU30	VDDGFX
AD37	VDDGFX	AV21	VDDGFX
AD40	VDDGFX	AV23	VDDGFX
AF16	VDDGFX	AV26	VDDGFX
AF18	VDDGFX	AV28	VDDGFX
AF21	VDDGFX	AV31	VDDGFX
AF23	VDDGFX	AY22	VDDGFX
AF26	VDDGFX	AY24	VDDGFX
AF28	VDDGFX	AY27	VDDGFX
AF31	VDDGFX	AY30	VDDGFX
AF33	VDDGFX	BA21	VDDGFX
AF36	VDDGFX	BA23	VDDGFX
AF38	VDDGFX	BA26	VDDGFX
AG17	VDDGFX	BA28	VDDGFX
AG19	VDDGFX	BA31	VDDGFX
AG22	VDDGFX	BB24	VDDGFX
AG24	VDDGFX	BB27	VDDGFX
AG27	VDDGFX	BB30	VDDGFX
AG30	VDDGFX	BB32	VDDGFX
AG32	VDDGFX	T26	VDDGFX
AG35	VDDGFX	T28	VDDGFX
AG37	VDDGFX	U24	VDDGFX
AH16	VDDGFX	U27	VDDGFX
AH18	VDDGFX	U30	VDDGFX
AH21	VDDGFX	V23	VDDGFX
AH23	VDDGFX	V26	VDDGFX
AH26	VDDGFX	V28	VDDGFX
AH28	VDDGFX	V31	VDDGFX
AH31	VDDGFX	W22	VDDGFX
AH33	VDDGFX	W24	VDDGFX
AH36	VDDGFX	W27	VDDGFX
AH38	VDDGFX	W30	VDDGFX
AK17	VDDGFX	W32	VDDGFX
AK19	VDDGFX		
AK22	VDDGFX		
AK24	VDDGFX		
AK27	VDDGFX		
AK30	VDDGFX		
AK32	VDDGFX		
AK35	VDDGFX		
AK37	VDDGFX		
AL18	VDDGFX		
AL21	VDDGFX		
AL23	VDDGFX		
AL26	VDDGFX		
AL28	VDDGFX		

FB\_VSSGFX






FB\_VDDGFX

NOSTUFF  
R8901  
0 5%  
1/20W  
MF  
2 201

NOSTUFF  
R8902  
0 5%  
1/20W  
MF  
2 201

=PP1V35\_S0\_GPU\_FBVDDO

PLACE ALL CAPS UNDER GPU



AMETHYST\_BGA1737\_HCBGA\_AMETHYST\_XT

OMIT\_TABLE

U8700


AMETHYST\_XT

HCBGA

SYM 11 OF 15

AA13	VMEMIO	RSVD	AM18	X	NC
AA6	VMEMIO	RSVD	AM19	X	NC
AB12	VMEMIO	RSVD	AN18	X	NC
AC13	VMEMIO	RSVD	AN19	X	NC
AE6	VMEMIO	RSVD	AR18	X	NC
AJ6	VMEMIO	RSVD	AR19	X	NC
AL13	VMEMIO	RSVD	AR48	X	NC
AM12	VMEMIO	RSVD	AT42	X	NC
AN13	VMEMIO	RSVD	AT43	X	NC
AN6	VMEMIO	RSVD	AT44	X	NC
AR14	VMEMIO	RSVD	AT47	X	NC
AT13	VMEMIO	RSVD	AT48	X	NC
AU14	VMEMIO	RSVD	AU42	X	NC
AU6	VMEMIO	RSVD	AV51	X	NC
AV13	VMEMIO	RSVD	AV53	X	NC
AV16	VMEMIO	RSVD	AY41	X	NC
AY14	VMEMIO	RSVD	AY44	X	NC
AY17	VMEMIO	RSVD	BA41	X	NC
BA18	VMEMIO	RSVD	BC43	X	NC
BA6	VMEMIO	RSVD	BC52	X	NC
BB19	VMEMIO	RSVD	BD40	X	NC
BC11	VMEMIO	RSVD	BD51	X	NC
BE6	VMEMIO	RSVD	BF45	X	NC
BE9	VMEMIO	RSVD	BF47	X	NC
BF8	VMEMIO	RSVD	BF48	X	NC
BG7	VMEMIO	RSVD	BG42	X	NC
BH13	VMEMIO	RSVD	BG43	X	NC
BH9	VMEMIO	RSVD	BG45	X	NC
F13	VMEMIO	RSVD	BG47	X	NC
F17	VMEMIO	RSVD	BG48	X	NC
F21	VMEMIO	RSVD	BH42	X	NC
F25	VMEMIO	RSVD	BH43	X	NC
F29	VMEMIO	RSVD	BH44	X	NC
F33	VMEMIO	RSVD	BH45	X	NC
F37	VMEMIO	RSVD	BJ42	X	NC
F41	VMEMIO	RSVD	BL18	X	NC
F45	VMEMIO	RSVD	BL49	X	NC
F9	VMEMIO	RSVD	BN18	X	NC
G47	VMEMIO	RSVD	T48	X	NC
G7	VMEMIO	RSVD	T49	X	NC
H46	VMEMIO	RSVD	U48	X	NC
J45	VMEMIO	RSVD	V51	X	NC
J48	VMEMIO				
J6	VMEMIO				
L43	VMEMIO				
M14	VMEMIO				
M22	VMEMIO				
M32	VMEMIO				
N13	VMEMIO				
N16	VMEMIO				
N18	VMEMIO				
N21	VMEMIO				
N23	VMEMIO				
N31	VMEMIO				
N33	VMEMIO				
N36	VMEMIO				
N38	VMEMIO				
N48	VMEMIO				
N6	VMEMIO				
P12	VMEMIO				
P14	VMEMIO				
P17	VMEMIO				
P19	VMEMIO				
P37	VMEMIO				
P40	VMEMIO				
T13	VMEMIO				
T18	VMEMIO				
T38	VMEMIO				
U14	VMEMIO				
U17	VMEMIO				
U40	VMEMIO				
U6	VMEMIO				
V13	VMEMIO				
V16	VMEMIO				
V41	VMEMIO				
W14	VMEMIO				
W42	VMEMIO				

DRAWING	LAST_MODIFIED=Thu Feb 26 18:42:58 2015
SYNC_MASTER=J78_NAT	SYNC_DATE=12/09/2013
PAGE TITLE	GRAPHICS: MVDD/VDDGFX DECOUPLING
Apple Inc.	
DRAWING NUMBER	051-00321
REVISION	4.0.0
BRANCH	proto1b
PAGE	89 OF 120
SHEET	75 OF 96
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	



D

C

B

A

































D

C


B


A


AMETHYST\_BGA1737\_HCBGA\_AMETHYST\_XT  
—09117—FAB016  
**U8700**  
AMETHYST\_XT  
HCBGA  
SYM 5 OF 15  
MEMORY INTERFACE  
BANK C











SYNC_MASTER=J78_MLB		SYNC_DATE=08/02/2014	
PAGE TITLE			
GRAPHICS: GDDR5 Frame Buffer B			
 Apple Inc.		DRAWING NUMBER	051-00321
		REVISION	4.0.0
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	proto1b
		PAGE	93 OF 120
		SHEET	79 OF 96





8	7	6	5	4	3	2	1
<div>Page Notes</div> <div>Power aliases required by this page: - PP1V35_S0_GPU_FBVDDQ</div> <div>Signal aliases required by this page: (NONE)</div> <div>ROM options provided by this page: (NONE)</div>							
<div>U9400 32MX32-1.5GHZ-MFL BGA K4G10325FG-HC03 (1 OF 2)</div> <div>OMIT_TABLE</div>							
<div>U9450 32MX32-1.5GHZ-MFH BGA K4G10325FG-HC03 (1 OF 2)</div> <div>OMIT_TABLE</div>							
<div>U9400 32MX32-1.5GHZ-MFL BGA K4G10325FG-HC03 (2 OF 2)</div> <div>OMIT_TABLE</div>							
<div>U9450 32MX32-1.5GHZ-MFH BGA K4G10325FG-HC03 (2 OF 2)</div> <div>OMIT_TABLE</div>							
<div>GRAPHICS: GDDR5 FRAME BUFFER C</div> <div>Apple Inc.</div> <div>NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</div> <div>SYNC_MASTER=J78_MLB PAGE TITLE</div> <div>SYNC_DATE=08/02/2014</div> <div>DRAWING NUMBER 051-00321 REVISION 4.0.0 BRANCH proto1b PAGE 94 OF 120 SHEET 80 OF 96</div> <div>SIZE D</div>							
8	7	6	5	4	3	2	1



Page Notes

Power aliases required by this page:  
- +PP1V35\_S0\_GPU\_FBVDDQ

Signal aliases required by this page:  
(NONE)

ROM options provided by this page:  
(NONE)

D

C

B


A











D


C

B

A

SYNC_MASTER=J78_MLB		SYNC_DATE=08/02/2014	
PAGE TITLE			
GRAPHICS: GDDR5 FRAME BUFFER D			
	DRAWING NUMBER		SIZE
	051-00321		D
<div>Apple Inc.</div> <div>NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</div>	REVISION		
	4.0.0		
	BRANCH		
	proto1b		
	PAGE		
	95 OF 120		
SHEET			
81 OF 96			







D

C

B

A

D


C

B

A

CONFIG STRAPS - MLS


STRAPS SET TO BOOT FROM EFI BOOTROM.




SMC KEY  
GFXA

GPU Prox Temp  
GPU VRAM Prox Temp  
GPU VR Prox Temp  
GPU TDiode Temp

TG0p  
TG1p  
TG2p  
TG1d



GPU BOOT ROM



Page Notes

Power Alliance required by this page:

--HPS01L\_RL\_RPL\_P000  
--HPS01L\_RL\_P01  
--HPS01L\_RL\_RPL\_P000

Signal Alliance required by this page:

(NONE)

ROM options provided by this page:

(NONE)

SYNC\_MASTER=J78\_PETER SYNC\_DATE=11/13/2013

PAGE TITLE

GRAPHICS: GPU STRAPS, SENSORS, ROM



Apple Inc.

DRAWING NUMBER

051-00321

REVISION

4.0.0

BRANCH

proto1b

PAGE

98 OF 120





SHEET

84 OF 96

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE  
PROPRIETARY PROPERTY OF APPLE INC.  
THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED







O/P= PPGPUCORE\_S0\_REG

GPUCORE  
VOUT = VCORE  
PEAK = 195A  
AVG = 154A




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
128S0315	1	CAP, 39uF, 20%, 16V, POLY, D2	CA224	GPU:AMB_NBP
	1	NO STUFF	CA224	GPU:EMERALD
138S0775	5	CAP, 1uF, 10%, 25V, X6S, 0402	CA254, CA220, CA255, CA239, CA261	GPU:AMB_NBP
	5	NO STUFF	CA254, CA220, CA255, CA239, CA261	GPU:EMERALD


DRAWING		LAST MODIFIED=Thu Feb 26 18:43:02 2015	
SYNC_MASTER=J95_HARPER		SYNC_DATE=02/12/2015	
PAGE TITLE			
GRAPHICS: GPU CORE VR (PHASES 1-3)			
 Apple Inc.		DRAWING NUMBER	051-00321
		REVISION	4.0.0
		BRANCH	proto1b
		PAGE	102 OF 120
		SHEET	87 OF 96



PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
128S0198	5	CAP, 330UF, 0.0090HM, 2V, CAS2-D2	CA380, CA381, CA382, CA383, CA384	VR_BULKCAP-CURRENT
128S0198	5	CAP, 330UF, 0.0090HM, 2V, CAS2-D2	CA385, CA386, CA387, CA388, CA389	VR_BULKCAP-CURRENT
128S0381	5	CAP, 470UF, 0.0045OHM, 2.5V, TANT	CA381, CA382, CA383, CA384	VR_BULKCAP-FUTURE
128S0381	5	CAP, 470UF, 0.0045OHM, 2.5V, TANT	CA385, CA386, CA387, CA388, CA389	VR_BULKCAP-FUTURE

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
12880315	1	CAP, 39uF, 208, 16V, POLY, D2	CA364	GPU:AME_NEP
13880775	5	CAP, 1uF, 108, 25V, X6S, 0402	CA333, CA340, CA332, CA319, CA321	GPU:AME_NEP
13880775	5	CAP, 1uF, 108, 25V, X6S, 0402	CA315, CA320, CA313, CA312, CA314	GPU:AME_NEP
13880775	1	CAP, 1uF, 108, 25V, X6S, 0402	CA318	GPU:AME_NEP
13880768	2	CAP, 10uF, 208, 10V, X6S, 0603	CA345, CA365	GPU:AME_NEP
11780002	2	RES, 0.54, 0201	RA349, RA369	GPU:AME_NEP
35384458	2	IR3575M	UA330, UA350	GPU:AME_NEP
11380022	2	RES, 0.54, 0603	RA336, RA356	GPU:AME_NEP
13280301	2	CAP, 0.22uF, 104, 16V, 0402	CA336, CA356	GPU:AME_NEP
15280014	2	230nH, 208, 40A, 0.00065OHM	LA330, LA350	GPU:AME_NEP
107800039	2	RES, 0.0005, 14, 0612	RA330, RA350	GPU:AME_NEP

DRAWING		LAST MODIFIED=Thu Feb 26 18:43:02 2015	
SYNC_MASTER=995_HCHENG		SYNC_DATE=02/24/2015	
PAGE TITLE			
GRAPHICS: GPU CORE VR (PHASES 4-6)			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00321		D
	REVISION		
	4.0.0		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		protocol	
		PAGE	
		103 OF 120	
		SHEET	
		88 OF 96	








GPU VDDC (0.95V) S0 REGULATOR

Max avg current: 4.3 A  
Max peak current: 4.5 A  
Switching freq: 300 kHz




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
128S0358	2	CAP, 470uF, 0.0060HM, 2V, D2	CA640, CA641	VR_BULKCAP:CURRENT
128S0381	2	CAP, 470uF, 0.00450HM, 2.5V, SM	CA640, CA641	VR_BULKCAP:FUTURE


DRAWING: LAST_MODIFIED=Thu Feb 26 18:43:02 2015		DRAWING NUMBER: 051-00321		SIZE: D
SYNC_MASTER=J78_MLB		REVISION: 4.0.0		
PAGE TITLE: GRAPHICS: GPU 0V95 VR		BRANCH: protolb		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE: 106 OF 120		
		SHEET: 91 OF 96		







1.8V S0 Regulator


Max avg current: 2.4 A (BUDGET)  
Max peak current: 3 A (BUDGET)  
OC trip point: ? A (nom)/? A (min)  
Switching freq: ? kHz



$$V_{OUT} = 0.6 * (1 + R_A / R_B)$$

DRAWING: LAST_MODIFIED=Thu Feb 26 18:43:02 2015	
SYNC_MASTER=J95_HARPER SYNC_DATE=02/11/2015	
PAGE TITLE	
GRAPHICS: GPU 1V8 VR	
 Apple Inc.	DRAWING NUMBER 051-00321
	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION 4.0.0
	BRANCH protolb
	PAGE 107 OF 120
SHEET 92 OF 96	



SYNC_MASTER=J78_MLB		SYNC_DATE=11/20/2013	
PAGE TITLE			
Power Connectors/Aliases			
 Apple Inc.	DRAWING NUMBER		SIZE
	051-00321		D
	REVISION		
			4.0.0
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		protocolb  PAGE	
		110 OF 120	
		SHEET	
		93 OF 96	

PEG aliases

73	PEG_D2R_N<0..15>	MAKE_BASE=TRUE	=PEG_D2R_N<15..0>	5
73	PEG_D2R_P<0..15>	MAKE_BASE=TRUE	=PEG_D2R_P<15..0>	5
73	PEG_R2D_C_N<0..15>	MAKE_BASE=TRUE	=PEG_R2D_C_N<15..0>	5
73	PEG_R2D_C_P<0..15>	MAKE_BASE=TRUE	=PEG_R2D_C_P<15..0>	5

## GPU ALIASES

83	73	<u>GPU RESET L</u>	<u>==</u>	<u>TP GPU RESET L</u>	19
		MAKE_BASE=TRUE	<u>==</u>		
86		<u>VR GPU RESET L</u>	<u>==</u>	<u>TP VR GPU RESET L</u>	19
		MAKE_BASE=TRUE	<u>==</u>		

```
GPU VDDCI PGOOD
```

```
71 TP PM EN REG GPU VDDCI S0      — PM EN REG GPU VDDCI S0      90
                                     — MAKE_BASE=TRUE
```




	8	7	6	5	4	3	2	1	
D	<div>CPU Reserved</div> <div><div><div>176CPU_CFG&lt;15..12&gt;====TP_CPU_CFG&lt;15..12&gt;==== MAKE_BASE=TRUE</div><div>39DP_INT_PIN_57====NC_DP_INT_PIN_57==== MAKE_BASE=TRUE</div><div>39DP_INT_PIN_55====NC_DP_INT_PIN_55==== MAKE_BASE=TRUE</div></div><div><div>12TP_CLINK_DATA====CLINK_DATA==== MAKE_BASE=TRUENO_TEST=1</div><div>12TP_CLINK_CLK====CLINK_CLK==== MAKE_BASE=TRUENO_TEST=1</div><div>12TP_CLINK_RESET_L====CLINK_RESAT_L==== MAKE_BASE=TRUENO_TEST=1</div><div>83TP_GPU_CB_REFCKN_OUT1====GPU_CB_REFCKN_OUT1==== MAKE_BASE=TRUE</div><div>83TP_GPU_CB_REFCKP_OUT1====GPU_CB_REFCKP_OUT1==== MAKE_BASE=TRUE</div><div>83TP_GPU_PLL_ANALOG_IN====GPU_PLL_ANALOG_IN==== MAKE_BASE=TRUE</div><div>12TP_PCH_SLP_LAN_L====PCH_SLP_LAN_L==== MAKE_BASE=TRUENO_TEST=1</div><div>11TP_PCH_2====PCH_2==== MAKE_BASE=TRUENO_TEST=1</div><div>12TP_PM_SLP_A_L====PM_SLP_A_L==== MAKE_BASE=TRUENO_TEST=1</div><div>26TP_TBT_MONDC1====TBT_MONDC1==== MAKE_BASE=TRUE</div><div>26TP_TBT_PCIE_RESETO_L====TBT_PCIE_RESETO_L==== MAKE_BASE=TRUENO_TEST=1</div></div></div> <td>D</td>								D
C	<div>PCH Clocks</div> <div><div>TP_ITPXDP_CLK100MP====ITPXDP_CLK100M_P====1117 MAKE_BASE=TRUENO_TEST=1</div><div>TP_ITPXDP_CLK100MN====ITPXDP_CLK100M_N====1117 MAKE_BASE=TRUENO_TEST=1</div></div>								C
B	<div>PCH Miscellaneous</div> <div><div>11TP_HDA_SDIN1====NC_HDA_SDIN1==== MAKE_BASE=TRUENO_TEST=1</div></div>								B
	<div><div>11PEG_CLKREQ_L====NC_PEG_CLKREQ_L==== MAKE_BASE=TRUE</div><div>14GPU_NEPTUNE_EMERALD_ID====NC_GPU_IS_AMETHYST==== MAKE_BASE=TRUENO_TEST=1</div></div>								
A	8	7	6	5	4	3	2	1	A

SYNC\_MASTER=J78\_MLB

SYNC\_DATE=12/05/2013

PAGE TITLE

Unused Signal Aliases



Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:  
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART  
IV ALL RIGHTS RESERVED

DRAWING NUMBER

051-00321

SIZE

D

REVISION

4.0.0

BRANCH

protolb

PAGE

114 OF 120

SHEET

95 OF 96

